paper-with-me

Papers

OpenCL-based FPGA accelerator for disparity map generation with stereoscopic event cameras

2019-03-08 · David Castells-Rufas, Jordi Carrabina

Although event-based cameras are already commercially available. Vision algorithms based on them are still not common. As a consequence, there are few Hardware Accelerators for them. In this work we present some experiments to create FPGA accelerators for a well-known vision algorithm using event-based cameras. We present a stereo matching algorithm to create a stream of disparity events disparity map and implement several accelerators using the Intel FPGA OpenCL tool-chain. The results show that multiple designs can be easily tested and that a performance speedup of more than 8x can be achieved with simple code transformations.

📄 PDF Abstract BibTeX arXiv:1903.03509

Code (1)

davidcastells/DVSSimulator 공식 구현

Tasks

Stereo MatchingStereo Matching Hand

Similar Papers 제목 키워드 기반

A Compilation Flow for the Generation of CNN Inference Accelerators on FPGAs

2022-03-08 · Seung-Hun Chung, Tarek S. Abdelrahman

We present a compilation flow for the generation of CNN inference accelerators on FPGAs. The flow translates a frozen model into OpenCL kernels with the TVM compiler and uses the Intel OpenCL SDK to compile to an FPGA bi…

CPUHigh-Level Synthesis

FFCNN: Fast FPGA based Acceleration for Convolution neural network inference

2022-08-28 · F. Keddous, H-N. Nguyen, A. Nakib

We present a new efficient OpenCL-based Accelerator for large scale Convolutional Neural Networks called Fast Inference on FPGAs for Convolution Neural Network (FFCNN). FFCNN is based on a deeply pipelined OpenCL kernels…

High-Level Synthesis

OpenCL-based FPGA Accelerator for Semi-Global Approximate String Matching Using Diagonal Bit-Vectors

2021-09-03 · International Conference on Field-Programmable Logic and Applications (FPL) 2021 9 · David Castells-Rufas, Santiago Marco-Sola, Quim Aguado-Puig, Antonio Espinosa-Morales 외

An FPGA accelerator for the computation of the semi-global Levenshtein distance between a pattern and a reference text is presented. The accelerator provides an important benefit to reduce the execution time of read-mapp…

Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing

2020-12-06 · Akshay Dua, Yixing Li, Fengbo Ren

This paper presents Systolic-CNN, an OpenCL-defined scalable, run-time-flexible FPGA accelerator architecture, optimized for accelerating the inference of various convolutional neural networks (CNNs) in multi-tenancy clo…

Edge-computing

An OpenCL(TM) Deep Learning Accelerator on Arria 10

2017-01-13 · Utku Aydonat, Shane O'Connell, Davor Capalija, Andrew C. Ling 외

Convolutional neural nets (CNNs) have become a practical means to perform vision tasks, particularly in the area of image classification. FPGAs are well known to be able to perform convolutions efficiently, however, most…

Deep LearningGPUimage-classificationImage Classification