paper-with-me

Papers

Scalable Multiple Patterning Layout Decomposition Implemented by a Distribution Evolutionary Algorithm

2023-04-09 · Yu Chen, Yongjian Xu, Ning Xu

As the feature size of semiconductor technology shrinks to 10 nm and beyond, the multiple patterning lithography (MPL) attracts more attention from the industry. In this paper, we model the layout decomposition of MPL as a generalized graph coloring problem, which is addressed by a distribution evolutionary algorithm based on a population of probabilistic model (DEA-PPM). DEA-PPM can strike a balance between decomposition results and running time, being scalable for varied settings of mask number and lithography resolution. Due to its robustness of decomposition results, this could be an alternative technique for multiple patterning layout decomposition in next-generation technology nodes.

📄 PDF Abstract BibTeX arXiv:2304.04207

Code (0)

등록된 구현이 없습니다.

Similar Papers 제목 키워드 기반

GPU-accelerated Matrix Cover Algorithm for Multiple Patterning Layout Decomposition

2023-03-25 · Guojin Chen, HaoYu Yang, Bei Yu

Multiple patterning lithography (MPL) is regarded as one of the most promising ways of overcoming the resolution limitations of conventional optical lithography due to the delay of next-generation lithography technology.…

GPU

Unsupervised Graph Neural Network Framework for Balanced Multipatterning in Advanced Electronic Design Automation Layouts

2025-11-20 · Abdelrahman Helaly, Nourhan Sakr, Kareem Madkour, Ilhami Torunoglu arxiv

Multipatterning is an essential decomposition strategy in electronic design automation (EDA) that overcomes lithographic limitations when printing dense circuit layouts. Although heuristic-based backtracking and SAT solv…

Graph Neural Network

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids

2022-07-24 · Taeho Shin, Dongjun Lee, Dongwhee Kim, Gaeryun Sung 외

This paper presents an automatic layout generation framework in advanced CMOS technologies. The framework extends the template-and-grid-based layout generation methodology with the following additional techniques applied…

Layout Generation

Large Language Model (LLM) for Standard Cell Layout Design Optimization

2024-05-24 · Chia-Tung Ho, Haoxing Ren

Standard cells are essential components of modern digital circuit designs. With process technologies advancing toward 2nm, more routability issues have arisen due to the decreasing number of routing tracks, increasing nu…

Language ModelingLanguage ModellingLarge Language ModelLayout Design

Patterning: The Dual of Interpretability

2026-01-20 · George Wang, Daniel Murfet arxiv

Mechanistic interpretability aims to understand how neural networks generalize beyond their training data by reverse-engineering their internal structures. We introduce patterning as the dual problem: given a desired for…