Self-Learning Tuning for Post-Silicon Validation

2021-11-17 · Peter Domanski, Dirk Pflüger, Jochen Rivoir, Raphaël Latty

Increasing complexity of modern chips makes design validation more difficult. Existing approaches are not able anymore to cope with the complexity of tasks such as robust performance tuning in post-silicon validation. Therefore, we propose a novel approach based on learn-to-optimize and reinforcement learning in order to solve complex and mixed-type tuning tasks in a efficient and robust way.

📄 PDF Abstract BibTeX arXiv:2111.08995

Code (0)

등록된 구현이 없습니다.

Tasks

reinforcement-learning Reinforcement Learning Reinforcement Learning (RL)Self-Learning

A Deep-Learning-Aided Pipeline for Efficient Post-Silicon Tuning

2022-07-01 · Yiwen Liao, Bin Yang, Raphaël Latty, Jochen Rivoir

In post-silicon validation, tuning is to find the values for the tuning knobs, potentially as a function of process parameters and/or known operating conditions. In this sense, an more efficient tuning requires identifyi…

Deep Learning

Experts in the Loop: Conditional Variable Selection for Accelerating Post-Silicon Analysis Based on Deep Learning

2022-09-30 · Yiwen Liao, Raphaël Latty, Bin Yang

Post-silicon validation is one of the most critical processes in modern semiconductor manufacturing. Specifically, correct and deep understanding in test cases of manufactured devices is key to enable post-silicon tuning…

Variable Selection

Accelerating System-Level Debug Using Rule Learning and Subgroup Discovery Techniques

2022-07-02 · Zurab Khasidashvili

We propose a root-causing procedure for accelerating system-level debug using rule-based techniques. We describe the procedure and how it provides high quality debug hints for reducing the debug effort. This includes the…

Management Subgroup Discovery

Feature Engineering for Scalable Application-Level Post-Silicon Debugging

2021-02-08 · Debjit Pal, Shobha Vasudevan

We present systematic and efficient solutions for both observability enhancement and root-cause diagnosis of post-silicon System-on-Chips (SoCs) validation with diverse usage scenarios. We model specification of interact…

Feature Engineering Outlier Detection

Automatic Charge State Tuning of 300 mm FDSOI Quantum Dots Using Neural Network Segmentation of Charge Stability Diagram

2026-04-15 · Peter Samaha, Amine Torki, Ysaline Renaud, Sam Fiette 외 arxiv

Tuning of gate-defined semiconductor quantum dots (QDs) is a major bottleneck for scaling spin qubit technologies. We present a deep learning (DL) driven, semantic-segmentation pipeline that performs charge auto-tuning b…