TB or Not TB: Coverage-Driven Direct Preference Optimization for Verilog Stimulus Generation

2025-11-19 · Bardia Nadimi, Khashayar Filom, Deming Chen, Hao Zheng arxiv

With the rapid advancement of Large Language Models (LLMs), there is growing interest in applying them to hardware design and verification. Among these stages, design verification remains the most time-consuming and resource-intensive phase, where generating effective stimuli for the design under test (DUT) is both critical and labor-intensive. We present {\it TB or not TB}, a framework for automated stimulus generation using LLMs fine-tuned through Coverage-Driven Direct Preference Optimization (CD-DPO). To enable preference-based training, we introduce PairaNet, a dataset derived from PyraNet that pairs high- and low-quality testbenches labeled using simulation-derived coverage metrics. The proposed CD-DPO method integrates quantitative coverage feedback directly into the optimization objective, guiding the model toward generating stimuli that maximize verification coverage. Experiments on the CVDP CID12 benchmark show that {\it TB or not TB} outperforms both open-source and commercial baselines, achieving up to 77.27\% improvement in code coverage, demonstrating the effectiveness of Coverage-driven preference optimization for LLM-based hardware verification.

📄 PDF Abstract BibTeX arXiv:2511.15767

Code (0)

등록된 구현이 없습니다.

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback

2025-04-22 · Ning Wang, Bingkun Yao, Jie zhou, Yuchen Hu 외

Large language models (LLMs) have shown strong performance in Verilog generation from natural language description. However, ensuring the functional correctness of the generated code remains a significant challenge. This…

Code Generation Hallucination Reinforcement Learning (RL)

VerilogReader: LLM-Aided Hardware Test Generation

2024-06-03 · Ruiyang Ma, Yuxin Yang, Ziqian Liu, Jiaxi Zhang 외

Test generation has been a critical and labor-intensive process in hardware design verification. Recently, the emergence of Large Language Model (LLM) with their advanced understanding and inference capabilities, has int…

Language Modeling Language Modelling Large Language Model Prompt Engineering

CktFormalizer: Autoformalization of Natural Language into Circuit Representations

2026-05-08 · Jing Xiong, Qi Han, Chenchen Ding, He Xiao 외 arxiv

LLMs can generate hardware descriptions from natural language specifications, but the resulting Verilog often contains width mismatches, combinational loops, and incomplete case logic that pass syntax checks yet fail in …

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation

2025-10-22 · Yang Zhang, Rui Zhang, Jiaming Guo, Lei Huang 외 arxiv

The remarkable progress of Large Language Models (LLMs) presents promising opportunities for Verilog code generation which is significantly important for automated circuit design. The lacking of meaningful functional rew…

Reinforcement Learning Code Generation

Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation

2026-05-26 · Zehua Pei, Hui-Ling Zhen, Yu Zhang, Sinno Jialin Pan 외 arxiv

Large language models (LLMs) have improved Verilog generation from natural-language specifications, but most pipelines still treat generation as isolated sampling followed by functional checking. This is insufficient for…