Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis

2023-12-02 · Kiran Thorat, Jiahui Zhao, Yaotian Liu, Hongwu Peng, Xi Xie, Bin Lei, Jeff Zhang, Caiwen Ding

The increasing use of Advanced Language Models (ALMs) in diverse sectors, particularly due to their impressive capability to generate top-tier content following linguistic instructions, forms the core of this investigation. This study probes into ALMs' deployment in electronic hardware design, with a specific emphasis on the synthesis and enhancement of Verilog programming. We introduce an innovative framework, crafted to assess and amplify ALMs' productivity in this niche. The methodology commences with the initial crafting of Verilog programming via ALMs, succeeded by a distinct dual-stage refinement protocol. The premier stage prioritizes augmenting the code's operational and linguistic precision, while the latter stage is dedicated to aligning the code with Power-Performance-Area (PPA) benchmarks, a pivotal component in proficient hardware design. This bifurcated strategy, merging error remediation with PPA enhancement, has yielded substantial upgrades in the caliber of ALM-created Verilog programming. Our framework achieves an 81.37% rate in linguistic accuracy and 62.0% in operational efficacy in programming synthesis, surpassing current leading-edge techniques, such as 73% in linguistic accuracy and 46% in operational efficacy. These findings illuminate ALMs' aptitude in tackling complex technical domains and signal a positive shift in the mechanization of hardware design operations.

📄 PDF Abstract BibTeX arXiv:2312.01022

Code (0)

등록된 구현이 없습니다.

Tasks

Language ModelingLanguage ModellingLarge Language Model

RTLRepoCoder: Repository-Level RTL Code Completion through the Combination of Fine-Tuning and Retrieval Augmentation

2025-04-11 · Peiyang Wu, Nan Guo, Junliang Lv, Xiao Xiao 외

As an essential part of modern hardware design, manually writing Register Transfer Level (RTL) code such as Verilog is often labor-intensive. Following the tremendous success of large language models (LLMs), researchers …

Code Completion RAG Retrieval-augmented Generation

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead

2025-10-29 · Guang Yang, Wei Zheng, Xiang Chen, Dong Liang 외 arxiv

Code generation has emerged as a critical research area at the intersection of Software Engineering (SE) and Artificial Intelligence (AI), attracting significant attention from both academia and industry. Within this bro…

Code Generation

Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation

2026-05-26 · Zehua Pei, Hui-Ling Zhen, Yu Zhang, Sinno Jialin Pan 외 arxiv

Large language models (LLMs) have improved Verilog generation from natural-language specifications, but most pipelines still treat generation as isolated sampling followed by functional checking. This is insufficient for…

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model

2025-04-20 · Haiyan Qin, Zhiwei Xie, Jingjing Li, Liangchen Li 외

Large Language Models (LLMs) have advanced Verilog code generation significantly, yet face challenges in data quality, reasoning capabilities, and computational efficiency. This paper presents ReasoningV, a novel model e…

Code Generation Computational Efficiency parameter-efficient fine-tuning

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation

2024-08-20 · Nathaniel Pinckney, Christopher Batten, Mingjie Liu, Haoxing Ren 외

The application of large-language models (LLMs) to digital hardware code generation is an emerging field, with most LLMs primarily trained on natural language and software code. Hardware code like Verilog constitutes a s…

Code Completion Code Generation In-Context Learning Prompt Engineering