ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model

2025-04-20 · Haiyan Qin, Zhiwei Xie, Jingjing Li, Liangchen Li, Xiaotong Feng, Junzhan Liu, Wang Kang

Large Language Models (LLMs) have advanced Verilog code generation significantly, yet face challenges in data quality, reasoning capabilities, and computational efficiency. This paper presents ReasoningV, a novel model employing a hybrid reasoning strategy that integrates trained intrinsic capabilities with dynamic inference adaptation for Verilog code generation. Our framework introduces three complementary innovations: (1) ReasoningV-5K, a high-quality dataset of 5,000 functionally verified instances with reasoning paths created through multi-dimensional filtering of PyraNet samples; (2) a two-stage training approach combining parameter-efficient fine-tuning for foundational knowledge with full-parameter optimization for enhanced reasoning; and (3) an adaptive reasoning mechanism that dynamically adjusts reasoning depth based on problem complexity, reducing token consumption by up to 75\% while preserving performance. Experimental results demonstrate ReasoningV's effectiveness with a pass@1 accuracy of 57.8\% on VerilogEval-human, achieving performance competitive with leading commercial models like Gemini-2.0-flash (59.5\%) and exceeding the previous best open-source model by 10.4 percentage points. ReasoningV offers a more reliable and accessible pathway for advancing AI-driven hardware design automation, with our model, data, and code available at https://github.com/BUAA-CLab/ReasoningV.

📄 PDF Abstract BibTeX arXiv:2504.14560

Code (1)

buaa-clab/reasoningv 공식 구현

Tasks

Code Generation Computational Efficiency parameter-efficient fine-tuning

CodeV-R1: Reasoning-Enhanced Verilog Generation

2025-05-30 · Yaoyu Zhu, Di Huang, Hanqi Lyu, Xiaoyun Zhang 외

Large language models (LLMs) trained via reinforcement learning with verifiable reward (RLVR) have achieved breakthroughs on tasks with explicit, automatable verification, such as software programming and mathematical pr…

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation

2025-06-05 · Charles Hong, Brendan Roberts, Huijae An, Alex Um 외

Large language models (LLMs) are playing an increasingly large role in domains such as code generation, including hardware code generation, where Verilog is the key language. However, the amount of publicly available Ver…

Code Generation Code Translation Data Augmentation Knowledge Distillation

VerilogEval: Evaluating Large Language Models for Verilog Code Generation

2023-09-14 · Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, Haoxing Ren

The increasing popularity of large language models (LLMs) has paved the way for their application in diverse domains. This paper proposes a benchmarking framework tailored specifically for evaluating LLM performance in t…

Benchmarking Code Generation

Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback

2025-04-22 · Ning Wang, Bingkun Yao, Jie zhou, Yuchen Hu 외

Large language models (LLMs) have shown strong performance in Verilog generation from natural language description. However, ensuring the functional correctness of the generated code remains a significant challenge. This…

Code Generation Hallucination Reinforcement Learning (RL)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts

2025-09-27 · Jiayu Zhao, Song Chen arxiv

Large language models (LLMs) have demonstrated strong capabilities in generating Verilog code from natural language descriptions. However, Verilog code inherently encodes structural information of hardware circuits. Effe…

Code Generation